
# VHDL Memory Models

EL 310
Erkay Savaş
Sabancı University

#### ROM

```
library ieee;
use ieee.std logic 1164.all;
entity rom16x8 is
  port(address: in integer range 0 to 15;
       data: out std ulogic vector(7 downto 0));
end entity;
architecture sevenseg of rom16x8 is
  type rom array is array (0 to 15) of std ulogic vector (7
       downto 0);
  constant rom: rom_array := ( "11111011", "00010010",
      "10011011", "10010011", "01011011", "00111010",
      "11111011", "00010010", "10100011", "10011010",
      "01111011", "00010010", "10101001", "00110110",
      "11011011", "01010010");
begin
  data <= rom(address);</pre>
end architecture;
```

#### Static RAM




CS' - when asserted low, memory read and write operations are possible.

OE' - when asserted low, memory output is enabled onto an external bus

WE' - when asserted low, memory can be written

#### A Cell of Static RAM

- The RAM contains address decoders and a memory array.
- · A cell of RAM that stores one bit of data



Read mode: SEL' = '0' and WR' = '1', (G='0') and data\_out = Q

Write mode: SEL' = '0' and WR' = '0', (G='1') and Q = data\_in


When SEL' = '1' or WR' = '1', the data is stored in the latch

When SEL' = '1', data\_out = 'Z'

#### Truth Table of Static RAM


CS'	OE'	WE'	Mode	I/O pins
H	X	X	not selected	high-Z
L	H	H	output disabled	high-Z
L		H	read	data_out
	X		write	data_in

#### 6116 Static CMOS RAM



## Read Cycle Timing I

$$CS' = 0$$
,  $OE' = 0$   $WE' = 1$ 



The address must be stable for the read cycle time, tRC


After the address changes, the old data remains at the output for a time  $t_{OH}$ 

Then there is a transition period during which the data may change (cross-hatching section)

The new data is stable at the memory after the address access time  $t_{AA}$ 


# Read Cycle Timing 11

Address is stable, OE' = 0, WE' = 1




#### WE' Controlled Write Cycle Time (OE' = 0).

- · CS' goes low before or at the same time as WE' goes low
- · WE' goes high before or at the same time as CS' goes high



#### CS' controlled write cycle time (OE' = 0).

- · WE' goes low before or at the same time as CS' goes low
- · CS' goes high before or at the same time as WE' goes high



### Writing to the Memory

- In both CS' and WE' controlled write cycles, writing to memory occurs when both CS' and WE' are low,
- writing is completed when either one of these signals goes high.

### Timing Specifications for CMOS SRAM

Parameter	Symbol 61162-2		43258A-25		
		min	max	min	max
Read Cycle Time	† <sub>RC</sub>	120	<del>-</del> / -	25	-
Address Access Time	† <sub>AA</sub>	-/-	120	<u>-</u>	25
Chip Select Access Time	† <sub>ACS</sub>	<del>-</del>	120	<u>-</u>	25
Chip selection to output in low-Z	t <sub>CLZ</sub>	10	-	3//	<u>-</u>
Output enable to output valid	† <sub>OE</sub>	<u>-</u>	80	<u>-</u>	12
Output enable to output in low-Z	† <sub>OLZ</sub>	10	-	0//	-
Chip de-selection to output in high-Z	† <sub>CHZ</sub>	10	40	3	10
Chip disable to output in high-Z	† <sub>OHZ</sub>	10	40	3//	10
Output hold from address change	† <sub>OH</sub>	10	// <del>-</del> ///	3//	-

## Timing Specifications for CMOS SRAM

Parameter	Symbol	61162-2		43258A-25	
		min	max	min	max
Write Cycle Time	twc	120	-	25	<u>-</u>
Chip selection to end of write	t <sub>cw</sub>	70	-	15	<u>-</u>
Address valid to end of write	† <sub>AW</sub>	105	-	15	<del>-</del>
Address setup time	† <sub>AS</sub>	0//	<u>-</u> -	0//	-
Write pulse width	t <sub>WP</sub>	70	-	15	<u>-</u>
Write recovery time	t <sub>WR</sub>	0	-	0//	<u>-</u>
Write enable to output in high-Z	† <sub>WHZ</sub>	10	35	3//	10
Data valid to end of write	t <sub>DW</sub>	35	<del>-</del>	12	-
Data hold from end of write	† <sub>DH</sub>	0	<u>-</u>	0//	-
Output active from end of write	tow	10	<u>-</u>	0//	-

### Simple Memory Model

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity ram6116 is
   port(address: in unsigned(7 downto 0);
        data: inout std_logic_vector(7 downto 0);
        WE_b, CS_b, OE_b: in std_ulogic);
end entity ram6116;
```

#### Simple Memory Model

```
architecture simple ram of ram6116 is
  type ram type is array (0 to 2**8-1) of
    std logic vector(7 downto 0);
  signal ram1: ram type:= (others => '0'));
begin
 process
 begin
    data <= (others => `Z'); -- chip is not selected
    if (CS b = `0') then
      if rising edge(WE b) then -- write
         ram1(conv integer(address'delayed)) <= data;
         wait for 0 ns;
      end if;
      if WE b = '1' and OE b = '0' then -- read
       data <= ram1(conv_integer(address));</pre>
      else
       data <= (others => `Z');
      end if:
    end if:
   wait on WE b, CS b, OE b, address;
end process; end simple_ram;
```

### Synthesizeable Memory Model

```
architecture simple ram of ram6116 is
  type ram type is array (0 to 2**8) of
       std_logic_vector(7 downto 0);
  signal ram1: ram type;
begin
  process (address, CS_b, WE_b, OE_b) is
  begin
    data <= (others => `Z'); -- chip is not selected
    if (CS b = `0') then
      if WE b = '0' then -- write
         ram1(conv integer(address)) <= data;</pre>
      end if;
      if WE b = '1' and OE b = '0' then -- read
        data <= ram1(conv integer(address));</pre>
      else
        data <= (others => `Z');
      end if;
    end if;
end process;
end simple ram;
```

### Timing Model for SRAM I

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
entity ram6116 is
  generic (constant t AA: Time := 120 ns;
    constant t ACS: Time := 120 ns;
    constant t CLZ: Time := 10 ns;
    constant t CHZ: Time := 10 ns;
    constant t OH: Time := 10 ns;
    constant t WC: Time := 120 ns;
    constant t AW: Time := 105 ns;
    constant t WP: Time := 70 ns;
    constant t WHZ: Time := 35 ns;
    constant t DW: Time := 35 ns;
    constant t DH: Time := 0 ns;
    constant t OW: Time := 10 ns);
  port(address: in unsigned(7 downto 0);
       data: inout std_logic_vector(7 downto 0);
       WE b, CS b, OE b: in std ulogic);
end entity ram6116;
```

#### Timing Model for SRAM II

```
architecture SRAM of ram6116 is
  type ram type is array(0 to 2**8) of std logic vector(7 downto 0);
  signal ram1: ram type := (others => '0'));
begin
  ram: process
 begin
    if (rising edge(WE b) and CS b'delayed = `0')
      or (rising edge(CS b) and WE b'delayed = `0') then
      -- write
      ram1(conv integer(address'delayed)) <= data'delayed;
      -- data'delayed is the value of data just before the falling edge
      data <= transport data'delayed after t OW;
    end if;
    if (falling edge(WE b) and CS b = '0') then
      -- enter write mode
      data <= transport "ZZZZZZZZZ" after t WHZ;
   end if;
```

### Timing Model for SRAM III

```
architecture SRAM of ram6116 is
begin
  ram: process
  begin
    . . .
    if CS b'event and OE b = '0' then
      data <= transport "ZZZZZZZZZ" after t_CHZ;</pre>
      elsif WE b = '1' then -- read
        data <= "XXXXXXXXX" after t CLZ;</pre>
        data <= transport ram1((conv integer(address)) after t ACS;</pre>
      end if:
    end if:
    if address'event and CS b = '0' and OE b = '0' and WE b = '1'
    then
      data <= "XXXXXXXXX" after t OH;</pre>
      data <= transport ram1(conv_integer(address)) after t AA;</pre>
    end if;
    wait on CS b, WE b, address;
end process RAM;
```

## Timing Model for SRAM IV

```
architecture SRAM of ram6116 is
...
begin
...
check: process
begin
   if CS_b'delayed = '0' and NOW /= 0 ns then
        if address'event then
        assert (address'delayed'stable(t_WC)) -- t_RC = t_WC
        report "address cycle is too short"
        severity WARNING;
   end if;
...
```

## Timing Model for SRAM V

```
architecture SRAM of ram6116 is
begin
  check: process
  begin
    if CS b'delayed = '0' and NOW /= 0 ns then
      if rising edge(WE b) then
        assert (address'delayed'stable(t AW))
        report "address not long enough to end of write"
        severity WARNING;
        assert (WE_b'delayed'stable(t_WP))
        report "write pulse is too short" severity WARNING;
        assert (data'delayed'stable(t DW))
        report "data setup time is too short" severity WARNING;
        wait for t_DH;
        assert (data'last event >= t DH)
        report "data hold time is too short" severity WARNING;
      end if;
    end if;
    wait on WE_b, address, CS_b;
  end process check;
end architecture sram;
```

### Dynamic RAM

```
library ieee;
use ieee.std_logic_1164.all;
entity dram1024 is
   port(address: in integer range 0 to 2**5-1;
        data: inout std_ulogic_vector(7 downto 0);
        RAS, CAS, WE: in std_ulogic);
end entity;
```

## Dynamic RAM

```
architecture beh of dram1024 is
begin
  p0: process(RAS, CAS, WE) is
    type dram_array is array (0 to 2**10-1) of
         std ulogic vector (7 downto 0);
    variable row_address: integer range 0 to 2**5-1;
    variable mem_address: integer range 0 to 2**10-1;
    variable mem: dram_array;
  begin
end process p0;
end architecture;
```

#### Dynamic RAM

```
architecture beh of dram1024 is
begin
  p0: process(RAS, CAS, WE) is
  begin
    data <= (others => `Z');
    if falling edge(RAS) then row address := address;
    elsif falling_edge(CAS) then
      mem_address := row address*2**5 + address;
      if RAS = 0' and WE = 0' then
      mem(mem address) := data;
      end if;
    if CAS = '0' and RAS = '0' and WE = '1' then
      data <= mem(mem_address);</pre>
    end if;
  end process p0;
end architecture;
```