
VHDL Complex Sequential Systems


EL 310
Erkay Savaş
Sabancı University

Partitioned Design

- Any synchronous sequential system could be described by an ASM chart.
- · It does not make much sense to design the whole system using a single ASM chart.
- What makes the design process manageable is to partition the design in some way.
- The most straightforward way to partition a design is to split it in two:
 - <u>datapath</u>: consists of components that store and manipulate data
 - <u>control</u>: can be designed as a state machine that controls functioning of those datapath components.


Our Old Example






Our Old Example

· Traffic light controller with a timer:




- Assume that the clock frequency is such that the timed interval is completed in 256 clock cycles.
- There is an abundance of states.
- states from s0 to s255 map to a simple controller
- we can just separate the traffic light controller from the timer.

Linked ASM Charts



Hardware subroutine model


Alternative Linked ASM Chart




Datapath/Controller Partitioning

- · In our previous example, the ASM chart in the right hand side is a simple 8-bit counter.
- It would be more efficient to use an existing 8-bit controller instead of designing it using our ASM chart.
 - Existing counter may correspond to an existing hardware or a VHDL model.
- Then it is convenient to think of a sequential system in terms of
 - the <u>datapath</u> whose components that have been previously designed (or can be adapted)
 - the <u>controller</u> which is a design-specific state machine

Datapath/Controller Partitioning




Datapath/Controller Partitioning



Register Transfer Operations


- · The datapath would normally contain registers.
- The functionality of the system can be described in terms of <u>register transfer</u> operations.
- We can express register transfer operations in the extended ASM chart notation.




• The notation means that Z takes the value 1 at the end of the state indicated, and holds that value until it is set to another value or reset.

Extended ASM Chart Notation

• If Z is reset to 0 and it is only set to 1 in the present state, the registered output would be implemented as a flip-flop and a multiplexor.



A More Complex Example




Implementation of Controller

· Next state equations for the controller

$$S_0^+ = \overline{S_0} \cdot \overline{S1} \cdot (\overline{A} + \overline{X_0})$$

$$S_1^+ = \overline{S_0} \cdot \overline{S1} \cdot A$$

Implementation of Datapath



A Simple Microprocessor Design

- · High level language expressions
- · Assembler instructions
- Machine instructions.
 - 8, 16, 32-bit numbers
- Example: 8-bit processor (opcode three bits, operands are five bits)

```
- a = b + c;
translated into
```

- LOAD b 0000001

- ADD c 01000010

- STORE a 00100011

A Simple Microprocessor Design

· Example

- opcode

```
LOAD 000
ADD 010
STORE 001
```

- addresses

```
a 00001
b 00010
c 00011
```

- Datapath/controller partition
- · controller (a.k.a. sequencer) is a state machine.
- · Bits of the opcode are input to the controller
 - the opcode may be decoded to generate a larger set of inputs to the controller (micro-coding approach)

A Simple Microprocessor Design

- · In our instructions,
 - first three bits are the opcode
 - the remaining five bits are the address
 - direct addressing mode.
- Other addressing mode (<u>immediate</u>)


```
- a = b + 5;
- LOAD b
ADD #5
STORE a
```

- The opcodes for <u>direct</u> add <u>and immediate</u> add will be different.
- Controller will go through different states when executing these two instructions

Designing the Simple Microprocessor

- Design approach
 - Partition the design into datapath and controller
- · 8-bit microprocessor
 - datapath components and bus are all 8-bit wide.
- Features
 - A single bus
 - Each component uses a three-state buffers so that only one component is attempting to drive the bus.
 - Fully synchronous with a single clock
 - a synchronous reset

Block Diagram of the Processor



Inside the CPU

· Memory

- <u>Main memory</u> is commonly implemented as asynchronous SRAM.
- Synchronous registers act as buffers between the main memory and the CPU.
 - · Memory Address Register (MAR)
 - Memory Data Register (MDR)
- · Arithmetic Logic Unit
 - performs operation such as add, sub, and, or, etc.
 - combinational
 - One input is the ACC and the other is the bus.

Inside the CPU

· ALU (cont.)

- It usually has other outputs called flags (for testing overflow, zero result, etc).
- Flags act as inputs to the controller (status signals)
- ACC (accumulator)
 - a synchronous register
 - It always acts as one of the source and destination registers.
- PC (program counter)
 - Instructions in a program are held sequentially in memory
 - The PC register holds the address of the current instruction to be executed


Inside the CPU

- · PC (cont.)
 - The content of PC is automatically updated.
 - It must also be possible to load a new address in case of branch and jump instructions.
- · IR (instruction register)
 - The instruction to be executed is read from the memory
 - IR holds the current instruction during the execution of it.
 - bits of opcode (operation code) field of the instruction are input to the controller.


Controller (Sequencer)


Control signal	Explanation
ACC_bus	drive bus with contents of ACC (enable three-state output)
load_ACC	load ACC from bus
PC_bus	drive bus with contents of PC
load_IR	load IR from bus
load_MAR	load MAR from bus
MDR_bus	drive bus with contents of MDR
load_MDR	load MDR from bus
ALU_ACC	Load ACC with result from ALU
INC_PC	Increment PC and save the result in PC
Addr_bus	drive bus with operand part of instruction held in IR
CS	Chip Select. Use contents of MAR to set up memory address
R_NW	Read, Not Write. When false, contents of MDR are stored
	in memory
ALU_add	Perform an add operation in the ALU
ALU_sub	Perform a subtract operation in the ALU 23

Reminder: Block Diagram of the Processor




ASM Chart for the Controller






ASM Chart with Branching



Reminder: Block Diagram of the Processor



Methods to Synthesize Bus

- Recall that tri-state buffers are used for constructing busses.
- The following method can be used with Xilinx FPGA; but not with Actel FPGA since this technology does not support three-state logic.


```
library IEEE;
use IEEE.std_logic_1164.all;

entity multiplexor is
   port(a, b, c, d, e: in std_ulogic;
        s: in std_ulogic_vector(4 downto 0);
        y: out std_ulogic);
end entity multiplexor;
```

Methods to Synthesize Bus

```
architecture version1 of multiplexor is
begin
  p0: process(s, a, b, c, d, e) is
  begin
    case s is
      when "00001" => y <= a;
      when "00010" => y <= b;
      when "00100" => y <= c;
      when "01000" => y <= d;
      when others => y <= e;</pre>
   end case;
  end process p0;
end architecture version1;
architecture version2 of multiplexor is
begin
  y \le a \text{ when } s(0) = '1' \text{ else } 'Z';
  y <= b when s(1) = '1' else 'Z';
  y <= c when s(2) = '1' else 'Z';
  y \le d \text{ when } s(3) = '1' \text{ else } 'Z';
  y <= e when s(4) = '1' else 'Z';
end architecture version2;
```


Synthesis Results with SinplifyPro




· Version 1 Architecture

Synthesis Results with SinplifyPro

· Version 2 Architecture



Synthesis Results with Synopsys



VHDL Model: Package Declaration

```
library ieee;
use ieee.std logic 1164.all;
package cpu_defs is
  type opcode is (load, store, add, sub, bne);
  constant word w: natural := 8; -- # of bits for bus
  constant op w: natural := 3; -- # of bits for opcode
  constant rfill: std ulogic vector(op w-1 downto 0):=
             (others => '0'); -- padding for address
  -- two functions to do conversion between opcode bits of
  -- std_ulogic_vector and opcode type
  function slv2op (slv: in std ulogic vector) return opcode;
  function op2slv (op: in opcode) return std ulogic vector;
end package cpu defs;
package body cpu_defs is ...
```

VHDL Model: Package Body

```
package body cpu defs is
  type optable is array(opcode) of
       std ulogic_vector(op_w - 1 downto 0);
  constant trans table: optable
       := (``000", ``001", ``010", ``011", ``100");
  function op2slv (op: in opcode) return std_ulogic_vector is
  begin
    return trans table(op);
  end function op2slv;
 function slv2op (slv: in std_ulogic_vector) return opcode is
 begin
 end function slv2op;
 end package body cpu defs;
```

VHDL Model: Package Body

```
package body cpu defs is
  function slv2op (slv: in std_ulogic_vector) return
    opcode is
    variable transop: opcode;
 begin
  -- this is how it should be done, but some synthesis
  -- tools may not support it.
    for i in opcode loop
      if slv = trans table(i) then
        transop := i;
      end if;
    end loop;
   end function slv2op;
 end package body cpu defs;
```

VHDL Model: Package Body

```
package body cpu defs is
  function slv2op (slv: in std_ulogic_vector) return opcode is
    variable transop: opcode;
  begin
    -- this is a less elegant method;
    -- if the definitions of the opcode and/or trans_table are
    -- changed, then this code also has to be changed.
    -- There is therefore potential for inconsistency
    case sly is
      when "000" => transop := load;
      when "001" => transop := store;
      when "010" => transop := add;
      when "011" => transop := sub;
      when "100" => transop := bne;
    end case;
    return transop;
  end function slv2op;
 end package body cpu defs;
```

Controller: Entity Declaration

```
library ieee;
use ieee.std logic 1164.all;
use work.cpu defs.all;
entity controller is
  port(clock, reset: in std_logic;
       op: in opcode;
       z_flag: in std_ulogic; -- status signal
       ACC bus, load ACC, PC bus, load PC,
       load IR, load MAR, MDR bus, load MDR,
       ALU_ACC, ALU_add, ALU_sub, INC_PC,
       Addr_bus, CS, R_NW: out std_ulogic);
end entity controller;
architecture rtl of controller is
end architecture rtl;
```

Controller: Sequential Part

```
architecture rtl of controller is
  type state is (s0, s1, s2, s3, s4, s5, s6, s7, s8, s9);
  signal present_state, next_state: state;
begin
  seq: process(clock, reset) is
  begin
    if reset = '1' then
      present state <= s0;
    elsif rising edge(clock) then
      preset_state <= next_state;</pre>
    end if;
  end process seq;
end architecture rtl;
```

```
comm: process(present_state, op, z_flag) is
  begin
    -- reset all the control signals to a default
    ACC bus <= '0';
    load ACC <= '0';</pre>
    PC bus <= '0';
    load PC <= '0';
    load IR <= '0';
    load MAR <= '0';</pre>
    MDR bus <= '0';
    load MDR <= '0';
    ALU ACC <= '0';
    ALU add <= '0';
    ALU sub <= '0';
    INC PC <= '0';
    Addr bus <= '0';
    CS <= '0';
    R NW <= '0';
  end process com;
end architecture rtl;
```

```
comm: process(present_state, op, z_flag) is
  begin
    case present state is
      when s0 => -- current inst address to be loaded in
                    -- MAR, PC incremented, etc.
        PC bus <= '1';
        load MAR <= '1';
        INC PC <= '1';
        load PC <= '1';
        next state <= s1;</pre>
    end case;
  end process com;
end architecture rtl;
```

```
comm: process(present_state, op, z_flag) is
  begin
    case present state is
     when s1 => -- memory is read, MDR contains the inst.
       CS <= '1';
       R NW <= '1';
       next state <= s2;
       when s2 => -- inst. transferred from MDR to IR
       MDR bus <= '1';
        load IR <= '1';
       next state <= s3;</pre>
    end case;
  end process com;
end architecture rtl;
```

```
comm: process(present_state, op, z_flag) is
  begin
    case present state is
      when s3 => -- direct address to be loaded in MAR
        Addr bus <= '1';
        load MAR <= '1';
        if op = store then
          next state <= s4;
        else
          next state <= s6;</pre>
        end if;
    end case;
  end process com;
end architecture rtl;
```

```
comm: process(present state, op, z flag) is
 begin
   case present state is
    when s4 => -- store (memory to be written)
      ACC bus <= '1';
      load MDR <= '1';
      next state <= s5;
     CS <= \1';
      next state <= s0;</pre>
   end case;
 end process com;
end architecture rtl;
```

```
comm: process(present state, op, z flag) is
  begin
    case present state is
      when s6 =>
        CS <= '1'; R NW <= '1'; -- read the memory just in case
        if op = load then next_state <= s7;</pre>
        else
          if op = bne then
            if z flag = '1' then next state <= s9; -- taken</pre>
            else next state <= s0; -- not taken</pre>
            end if;
          else next state <= s8; -- not a branch
          end if;
        end if;
    end case;
  end process com;
end architecture rtl;
```

```
comm: process(present_state, op, z_flag) is
  begin
    case present_state is
      when s7 => -- load instruction
        MDR_bus <= '1'; -- ACC gets content of MDR
        load ACC <= '1';</pre>
        next_state <= s0;</pre>
    end case;
  end process com;
end architecture rtl;
```

```
comm: process(present_state, op, z_flag) is
  begin
    case present state is
     when s8 => -- ALU operation
        MDR bus <= '1'; -- one operand from MDR
        ALU ACC <= '1'; -- the other from ACC
        if op = add then
          ALU add <= '1';
        elsif op = sub then
         ALU sub <= '1';
        end if;
       next state <= s0;</pre>
    end case;
  end process com;
end architecture rtl;
```

```
comm: process(present_state, op, z_flag) is
  begin
    case present state is
      when s9 => -- completing the branch instruction
        MDR_bus <= '1';
        load PC <= '1';
        next_state <= s0;</pre>
    end case;
  end process com;
end architecture rtl;
```

IEEE.NUMERIC_STD Package

```
-- Library
              : This package shall be compiled into a library symbolically
              : named TEEE
-- Developers: IEEE DASC Synthesis Working Group, PAR 1076.3
  Purpose
              : This package defines numeric types and arithmetic functions
              : for use with synthesis tools. Two numeric types are defined:
                    --> UNSIGNED: represents unsigned number in vector form
                    --> SIGNED : represents a signed number in vector form
              : The base element type is type STD LOGIC.
              : The leftmost bit is treated as the most significant bit.
              : Signed numbers are represented in two's complement form.
              : This package contains overloaded arithmetic operators on
              : the SIGNED and UNSIGNED types. The package also contains
              : useful type conversions functions.
              : If any argument to a function is a null array, a null array is
              : returned (exceptions, if any, are noted individually).
```

Datapath Design: ALU

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use work.cpu defs.all;
entity ALU is
  port (clock, reset: in std ulogic;
        ACC bus, load ACC, ALU ACC, ALU add, ALU sub: in
              std uloqic;
        system bus: inout
              std ulogic vector(word w-1 downto 0);
        z flaq: out std uloqic);
end entity ALU;
architecture rtl of ALU is
end architecture rtl;
```

Datapath Design: ALU

```
architecture rtl of ALU is
  signal acc: unsigned(word_w-1 downto 0);
  constant zero: unsigned(word_w-1 downto 0)
       := (others => `0');
begin
  system_bus <= std_ulogic_vector(acc) when ACC_bus = `1'
       else (others => `Z');
  z flaq <= '1' when acc = zero else '0';</pre>
  process(clock, reset) is
  begin
  end process;
end architecture rtl;
```

Datapath Design: ALU

```
architecture rtl of ALU is
  process(clock, reset) is
  begin
    if reset = '1' then acc <= (others => '0');
    elsif rising edge(clock) then
      if ALU ACC = '1' then
        if ALU add = '1' then
          acc <= acc + unsigned(system bus);</pre>
        elsif ALU sub = '1' then
          acc <= acc - unsigned(system_bus);</pre>
        end if;
      elsif load ACC = '1' then
        acc <= unsigned(system_bus);</pre>
      end if:
    end if;
  end process
end architecture rtl;
```

Datapath Design: PC

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
use work.cpu_defs.all;
entity PC is
  port (clock, reset: in std ulogic;
        PC_bus, load_PC, INC_PC: in std_ulogic;
        system_bus: inout
              std ulogic vector(word w-1 downto 0));
end entity PC;
architecture rtl of PC is
end architecture rtl;
```

Datapath Design: PC

```
architecture rtl of PC is
  signal count: unsigned (word_w - op_w - 1 downto 0);
begin
  system_bus <= refill & std_ulogic_vector(count)</pre>
    when PC bus = '1' else (others => 'Z');
  process (clock, reset) is
  begin
    if reset = '1' then count <= (others => '0');
    elsif rising edge(clock) then
      if load PC = '1' then
        if INC PC = '1' then
          count <= count + 1;
        else
          count <= unsigned(system bus(word w-op w-1 downto 0);
        end if:
      end if;
    end if;
  end process;
end architecture rtl;
```

```
library ieee;
use ieee.std_logic_1164.all;
use work.cpu_defs.all;
entity IR is
  port (clock, reset: in std_ulogic;
        Addr_bus, load_IR: in std_ulogic;
        system bus: inout
              std_ulogic_vector(word_w-1 downto 0);
        op: out opcode);
end entity IR;
architecture rtl of IR is
end architecture rtl;
```

```
architecture rtl of TR is
  signal instr req: std ulogic vector(word w - 1 downto 0);
begin
  system bus <= refill & instr reg(word w-op w-1 downto 0)
    when Addr bus = '1' else (others => 'Z');
  op <= slv2op(instr_reg(word_w - 1 downto word_w - op_w));
  process(clock, reset)
  begin
    if reset = '1' then
      instr_reg <= (others => '0');
    elsif rising_edge(clock) then
      if load IR = '1' then
        instr req <= system bus;
    end if;
  end process;
end architecture rtl;
```

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use work.cpu_defs.all;
entity RAM is
  port (clock, reset: in std ulogic;
        MDR bus, load MDR, load MAR, CS, R NW: in std ulogic;
        system_bus: inout
              std ulogic vector(word w-1 downto 0));
end entity RAM;
architecture rtl of RAM is
end architecture rtl;
```

```
architecture rtl of RAM is
  signal mdr: std_ulogic_vector(word_w-1 downto 0);
  signal mar: std_ulogic_vector(word_w - op_w -1 downto 0);
begin
  system bus <= mdr when MDR bus = '1' else (others => 'Z');
  process (clock, reset) is
    type mem array is array(0 to 2**(word w-op w-1) of
      std ulogic vector(word w-1 downto 0);
    variable mem: mem array;
  end process;
end architecture rtl;
```

```
process (clock, reset) is
    type mem array is array(0 to 2**(word w-op w-1) of
      std ulogic vector(word w-1 downto 0);
    variable mem: mem_array;
    constant prog: mem_array := (
      0 \Rightarrow op2slv(load)&
           std ulogic vector(to unsigned(4, word w - op w)),
      1 \Rightarrow op2slv(add)
           std ulogic vector(to unsigned(5, word w - op w)),
      2 => op2slv(store)&
           std ulogic vector(to unsigned(6, word w-op w)),
      3 \Rightarrow op2slv(bne)&
           std_ulogic_vector(to_unsigned(7, word_w-op_w)),
      4 => std ulogic vector(to unsigned(2, word w)),
      5 => std ulogic vector(to unsigned(3, word w)),
      others => (others => '0'));
  end process;
end architecture rtl;
```

```
process (clock, reset) is
  begin
    if reset = '1' then
      mdr <= (others => '0');
      mar <= (others => '0');
      mem <= prog;
    elsif rising_edge(clock) then
    end if;
  end process;
end architecture rtl;
```

```
process (clock, reset) is
  begin
    elsif rising_edge(clock) then
      if load MAR = '1' then
        mar <= unsigned(system_bus(word_w-op_w-1 downto 0));</pre>
      elsif load MDR = '1' then
        mdr <= system bus;
      elsif CS = '1' then
        if R_NW then mdr <= mem(to_integer(mar));</pre>
        else mem(to integer(mar)) := mdr;
        end if;
      end if;
    end if;
  end process;
end architecture rtl;
```

Putting Everything Together

- Structural Modeling
 - Components can be put together by instantiating them.

· Issues

- system bus must be resolved at this level
- it must be declared with the type std_logic_vector.
- system bus is chosen to be treated as a port; it could have been a signal
- Type conversion during instantiation
- if the port is an input (mode in)

 x => to_bit(y) where x is of type bit while y is

 of type std_ulogic.

Putting Everything Together

- · Type conversion during instantiation
 - if the port is an output (mode out)
 to_std_ulogic(x) => y

simply means that x is converted to std_ulogic before being assigned to y.

- if the port is bidirectional (mode inout)
to_std_ulogic(x) => to_bit(y)

CPU: Entity

```
architecture top of CPU is
 component controller is
  port(clock, reset: in std_logic;
       op: in opcode;
       z flaq: in std uloqic;
       ACC_bus, load_ACC, PC_bus, load_PC,
       load IR, load MAR, MDR_bus, load_MDR,
       ALU ACC, ALU add, ALU sub, INC PC,
       Addr bus, CS, R NW: out std ulogic);
  end component controller;
  component IR is
  port (clock, reset: in std ulogic;
        Addr bus, load IR: in std ulogic;
        system bus: inout std ulogic vector(word w-1 downto 0);
        op: out opcode);
  end component IR;
end architecture CPU;
```

```
architecture top of CPU is
  component PC is
  port (clock, reset: in std ulogic;
        PC_bus, load_PC, INC_PC: in std_ulogic;
        system bus: inout
              std_ulogic_vector(word_w-1 downto 0));
  end component PC;
  component RAM is
  port (clock, reset: in std ulogic;
        MDR_bus, load_MDR, load_MAR, CS, R_NW: in std_ulogic;
        system bus: inout
              std ulogic vector(word w-1 downto 0));
  end component RAM;
end architecture CPU;
```

```
architecture top of CPU is
  component ALU is
  port (clock, reset: in std ulogic;
        ACC bus, load ACC, ALU ACC, ALU add, ALU sub: in
              std ulogic;
        system bus: inout
              std ulogic vector(word w-1 downto 0);
        z_flag: out std_ulogic);
  end component ALU;
  signal ACC bus, load ACC, PC bus, load PC,
         load IR, load MAR, MDR, bus, load MDR,
         ALU_ACC, ALU_add, ALU_sub, INC_PC,
         Addr_bus, CS, R_NW: std_ulogic;
  signal z flaq: std uloqic;
  signal op: opcode;
begin
end architecture CPU;
```

```
architecture top of CPU is
begin
  CNTRL1: controller port map(
     clock => clock, reset => reset, op => op,
     z_flag => z_flag, ACC_bus => ACC_bus,
     load ACC => load ACC, PC bus => PC bus,
     load PC => load PC, load IR => load IR,
     load MAR => load MAR, MDR bus => MDR bus,
     load MDR => load MDR, ALU ACC => ALU ACC,
     ALU add => ALU add, ALU sub => ALU sub,
     INC PC => INC PC, Addr bus => Addr bus,
     CS => CS, R NW => R NW);
end architecture CPU;
```

```
architecture top of CPU is
begin
  I1: IR port map(
     clock => clock, reset => reset, Addr_bus => Addr_bus,
     load_IR => load_IR, op => op,
     std logic vector(system bus) =>
        std ulogic vector(system bus));
  P1: PC port map(
     clock => clock, reset => reset, PC_bus => PC bus,
     load PC => load PC, INC PC => INC PC,
     std_logic_vector(system_bus) =>
        std_ulogic_vector(system_bus));
end architecture CPU;
```

```
architecture top of CPU is
begin
  A1: ALU port map(
     clock => clock, reset => reset, ACC bus => ACC bus,
     load ACC => load ACC, ALU add => ALU Add,
     ALU sub => ALU sub,
     std_logic_vector(system_bus) =>
        std ulogic vector(system bus),
     z flag => z_flag);
  R1: RAM port map(
     clock => clock, reset => reset, MDR bus => MDR bus,
     load MDR => load MDR, load MAR => load MAR,
     CS \Rightarrow CS, R NW \Rightarrow R NW,
     std_logic_vector(system_bus) =>
        std ulogic vector(system bus));
end architecture CPU;
```

A Simple Testbench

```
library ieee;
use ieee.std_logic_1164.all;
use work.cpu_defs.all;
entity test_cpu is
end entity cpu;
architecture tb of testcpu is
  component CPU is
  port (clock, reset: in std_ulogic;
        system_bus: inout
              std_logic_vector(word_w-1 downto 0));
  end component CPU;
end architecture th;
```

A Simple Testbench

```
architecture tb of testcpu is
  component CPU is
  port (clock, reset: in std_ulogic;
        system bus: inout
              std logic vector(word w-1 downto 0));
  end component CPU;
  signal clock, reset: std_ulogic := '0';
  signal system_bus: std_logic_vector(word_w - 1 downto 0);
begin
  C1: CPU port map (clock, reset, system_bus);
  reset <= '1' after 1 ns, '0' after 2 ns;
  clock <= not clock after 10 ns;</pre>
end architecture th;
```

Configuration Unit

```
configuration mapping of testcpu is
  for th
    for C1: CPU use entity work.cpu(top);
      for top
        for CNTRL1: Controller use entity work.controller(rtl);
        end for:
        for I1: IR use entity work.ir(rtl); end for;
        for P1: PC use entity work.pc(rtl); end for;
        for A1: ALU use entity work.alu(rtl); end for;
        for R1: RAM use entity work.ram(rtl); end for;
      end for:
    end for;
  end for;
end configuration mapping;
```